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We describe an efficient system-level simulator that, starting from the architecture of a
well-specified transmissive medium (a channel modelled as single-ended or coupled differ-
ential microstrips plus cables) and including the system-level characteristics of transmitter
and receiver (voltage swing, impedance, etc.), computes the eye diagram and the bit-error
rate that is obtained in high-speed serial interfaces. Various equalization techniques are
included, such as feed-forward equalization at the transmitter, continuous-time linear equal-
ization and decision-feedback equalization at the receiver. The impact of clock and data
jitter on the overall system performance can easily be taken into account and fully-adaptive
equalization can be simulated without increasing the computational burden or the model’s
complexity.
1 Introduction
This paper extends the work presented at the 42nd International Con-
ference on Information and Communication Technology, Electron-
ics and Microelectronics (MIPRO 2019) [1] and describes a simple
and efficient tool for fast system-level simulation of high-speed se-
rial interfaces, a topic that has received much attention in the past
two decades due to its relevance in modern electronic systems: As
the miniaturization of CMOS integrated circuits (IC) keeps follow-
ing the path described by Moore’s law [2], the amount of compo-
nents integrated onto single devices, the number of functionalities
available on single ICs and their speed increases significantly every
few years. Over the last decades, evidence has arisen that the major
bottleneck in performance shifted from computational capabilities
and the associated power consumption towards communication be-
tween different ICs [3]. In fact, many applications such as modern
microprocessors, servers, micro-controllers, FPGAs, even portable
devices and, recently, automotive systems require High-Speed I/O
(HSIO) modules capable of handling data rates up to 128 Gb/s with
energies per bit as low as 1 pJ [4–9]. Moreover, as in many appli-
cations chip area and pin availability pose strict design constraints,
the aforementioned devices cannot support parallel I/O that would
reduce the data rate of individual channels, implying that such com-
munications need to be implemented as high-speed serial interfaces
(HSSI). In the present paper, the terms HSIO and HSSI will be used
interchangeably to denote high-speed serial communication devices.
At multi-Gb/s data rates, performances are highly affected by
impedance discontinuities in the interconnections due to PCB char-
acteristics, presence of vias and package features; non-perfect
impedance matching due to fabrication imperfections or poor com-
patibility for different devices; and by the dispersive nature of the
transmissive medium at high frequencies [4, 10]. All these phe-
nomena concur in causing Inter-Symbol Interference (ISI), which
manifests itself as a smoothing and widening of the pulses sent
along the channel so that they are superimposed to other symbols
transmitted in the neighbouring unit intervals (UIs), thus increasing
the Bit-Error Rate (BER) at the receiver, dramatically impairing the
quality of the transmission [4, 10, 11].
In order to cope with this, HSIOs are required to implement com-
plex equalization strategies, both at the transmitter or at the receiver,
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and in the analog, mixed-signal or digital domains [10, 12–15].
Such techniques include Feed-Forward Equalization (FFE) at the
transmitter, Continuous-Time Linear Equalization (CTLE) and
Decision-Feedback Equalization at the receiver [10]. FFE uses
an FIR filter that applies a pre-distortion to the transmitted pulses in
order to preemptively compensate for the channel distortion; CTLE
comprises a peaking amplifier mainly employed to compensate for
the high frequency attenuation of the channel and possibly provide
additional gain control at low frequency; in DFE the history of
recent received bits is stored into a shift register and used to correct
the received analog signal in order to cancel ISI at the input of the
slicer, either through FIR or IIR filters.
One of the main challenges in the design and implementation
of such equalization techniques is the fact that HSIOs are supposed
to operate on a variety of channels whose features are unknown at
design time. Thus, the optimal parameters of the equalizers cannot
be precisely known and set a priori during the design phase, un-
less the resulting suboptimal performance can be tolerated, when
it does not completely impede communication. Even in such rare
cases where the transmissive medium is well known, the design
itself is intrinsically dependent on process, voltage and temperature
(PVT) variations and technology corners, all of which need to be
counteracted by the equalizers. Therefore, calibration and adapta-
tion strategies are required in order to find the optimal equalization
parameters for the actual channel [13, 15–17]. Full adaptation auto-
matically performs such a task, and is usually implemented in the
form of Sign-Sign Least-Mean Squares (SS-LMS) algorithms due
to the short time required to adjust the equalization parameters and
the simplicity of their realization [11, 12, 15, 16, 18–21].
Moreover, HSIOs are also equipped with algorithms for clock
and data recovery (CDR), and even performance monitoring, hence
making up very complex electronic systems [12, 22]. Such a com-
plexity cannot be conveniently handled through transistor-level de-
scriptions because of the extremely long simulation times that they
require. Therefore, various system-level models have been pro-
posed in the last decades to aid the design of HSSIs, mainly using
statistical techniques [19, 23–26]. Such tools are very important
for the initial system-level assessment in the design of chip-to-chip
HSIOs for selecting design specifications such as the number of
equalization taps, the amount of high-frequency content that needs
to be equalized, evaluating the Signal-to-Noise Ratio (SNR) and the
overall jitter that can be tolerated without degrading the BER.
The design and analysis of HSIOs comprising a variety of com-
plex equalization techniques require efficient system-level models
capable of producing fast and accurate predictions of the system
behaviour. Extending the work presented in [1] and relating it with
contributions from [19, 27], this paper shows how fast system-level
simulations of high-speed serial interfaces can be performed with a
simple modular model. The paper proceeds as follows: Section 2,
starting from the architecture of a generic HSSI, describes the nu-
merical model, how it evaluates performance accounting for jitter
and how fully-adaptive equalization is computed; Section 3 shows
some sample simulation results and comparisons with post-layout
transistor-level simulations, demonstrating the capabilities of the












Figure 1: Scheme of a generic high-speed serial interface with equalization: htot,i
is the overall pulse response of the TX (FFE+driver) + channel + RX (ampli-
fier+CTLE+DFE) system; c is a generic equalization parameter (e.g. a filter tap),
which may be either statically set or automatically adapted [19].
2 Model Description
2.1 Architecture of the Transceiver
In order to accurately model the system performance of a generic
HSIO device, the general model depicted in Figure 1 and exten-
sively described in [19] is considered: Denoting by the subscript i
the sampling instant tb = iTb (where Tb corresponds to a bit period,
i.e. one Unit Interval UI), the data sequence di is sent by the differ-
ential transmitter tx at a bitrate fb = 1/Tb, optionally implementing
FFE; the channel, whose sampled pulse response is hch,i, can be
modelled either as two independent single-ended lines or as a cou-
pled differential line; the receiver rx contains an amplifier, a CTLE
and a DFE, and produces the analog voltage yi; the slicer makes
decisions on such a voltage (d̂i = sign(yi), i.e. d̂i = 1 if yi > 0 V and
−1 otherwise) and its sampling point can be modified with respect
to the one determined by the CDR in order to perform optimal
sampling [12, 19]; moreover, when performing full adaptation, the
analog voltage yi is compared with a reference voltage dLev [15]
to determine the error ei (i.e. the distance of the actual sample to
dLev, usually defined as the desired voltage level corresponding to
a ‘1’ bit), and use this information to perform adaptation. Assuming
that the BER is small (either because the channel has low loss or
because it is well equalized), the reconstructed data d̂i is equal to
the transmitted data di.
2.2 Numerical Model of the Transceiver
The numerical model implemented in Matlab exploits a fast ap-
proach for the modelling of ISI and equalization in HSIOs, the
flowchart of which is here summarised in Figure 2 and detailed in
the following paragraphs.
2.2.1 Transmitter
The idealised transmitted waveform is modelled as the trapezoidal
pulse vpulse(t), shown in Figure 3a and characterised by its dura-
tion, amplitude and by the slope of its edges (rise and fall times
trise = tfall); such a waveform is easily Fourier-transformed, giving
Vpulse( f ), to which FFE is applied by summing weighted delayed
versions of the transformed pulse itself:




where wn are the weights of the Nffe FFE taps, subject to the con-
straint
∑Nffe−1
n=0 |wn| = 1 due to the fact that the power available in the
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Figure 3: Example based on a PCIe 4.0 channel attenuating 20 dB at 6 GHz, showing the waveforms elaborated by the fast modelling tool according to the flow of
Figure 2 [1, 19]. (a) shows the transmitted trapezoidal pulse vpulse(t); (b) reports the corresponding Fourier transform prior to (Vpulse( f )) and after application of FFE
(Vtx( f )); (c) shows Hch( f ), HCTLE( f ), and the result of their multiplication with Vtx( f ); (d) shows the subsequent inverse Fourier transform prior to DFE hrx(t), the
application principle of which is shown in Figure 5.
driver is limited. The effect of such an operation is shown in the
frequency domain in Figure 3b.
The proposed approach considers a transmitter’s impedance
which is kept constant and does not change at high or low out-
puts, as is the case in Input-Output Buffer Information Specification
(IBIS) models [28, 29]. Moreover, the pulse shape used in the
proposed method (trapezoidal shape with trise = tfall) is chosen in
order to exploit the channel’s linearity and hence use the channel’s
pulse response in the various computations instead of its step re-
sponse [26]; in other words, a sequence of pulses vpulse(t) having
the same amplitude results in a constant voltage level, which is not
the case with other pulse shapes, see [30].
2.2.2 Communication Channel
The transmissive medium is generally modelled as a differential
line, made up either of two independent microstrips (to simulate
lines placed at some distance from each other as to minimise inter-
actions) or a single coupled microstrip excited with an odd mode
(to realistically reproduce differential signalling). This is then used
to reproduce the salient features of any other type of transmission
line, such as the target attenuation at a certain frequency or its
characteristics impedance.
The microstrip features are computed from the line’s geometry
and material parameters following the approach defined in [31–36]
for single-ended lossy microstrips, or extended to the coupled case
according to [37, 38], and then used to extract its per-unit-length
parameters r( f ), l( f ), c( f ), g( f ) considering dielectric losses and
skin effect, all of which are among the main contributors to ISI [4].
Such a result can then be combined with Hext( f ), a transfer
function representing the socket or package and incorporating notch
filters, which can be used to take into account discontinuities, vias,
etc. in order to provide a complete description of realistic channels.
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Hext( f ) can be calculated with a model of the package, e.g. in terms
of parasitic resistance, inductance and capacitance, which allows a
straightforward evaluation of its transfer function in terms of poles
and zeroes, while the contributions due to impedance discontinuities
or vias can be taken into account by fitting the features of actual
measurements of the transmission line’s S parameters to the transfer
function of notch filters in the form
Hnotch( f ) =
1 + 2ξ(i f )/ f0 + (i f )2/ f 20
1 + 2(1 − ξ)(i f )/ f0 + (i f )2/ f 20
, (2)









Ztx = Zrx = Z0 = 50 Ω










Ztx = Zrx = 25 Ω , Z0 = 50 Ω
Figure 4: Effect of mismatch on the received pulse response: On top, Ztx = Zrx =
Z0 = 50 Ω; below, Ztx = Zrx = 25 Ω, Z0 = 50 Ω, showing reflections due to such a
mismatch. Transmission at 4 Gb/s over a low-loss channel (approximately −3 dB at
Nyquist frequency).
Using as additional parameters the driver’s and the receiver’s ter-
mination impedances (Ztx and Zrx, respectively), the transmission
line transfer function is computed from the telegrapher’s equations
as
Hch( f ) =
e−γL(1 + Γrx)(1 − Γtx)
1 − ΓtxΓrxe−2γL Hext( f ), (3)
where γ =
√
(r + iωl)(g + iωc) is the propagation coefficient, L is
the line length and Γtx/rx =
Ztx/rx−Z0( f )
Ztx/rx+Z0( f )
are the reflection coefficients
corresponding to the transmitter and the receiver. Note that, due to
the inclusion of Ztx/rx, (3) takes into account possible non-perfect
matching among driver, transmission line and receiver, which is
shown as an example in Figure 4: The mismatch produces a reflec-
tion that contributes to ISI.
2.2.3 Receiver
The CTLE is modelled as a rational function HCTLE( f ) characterised
by the CTLE’s poles and zeroes; optionally, an extraction of the
CTLE’s transfer function from simulations of the transistor-level
HSIO can be used to reproduce more accurately a realistic imple-
mentation (and the frequency response of other analog blocks in
the receiver can be similarly taken into account). The received
signal associated to the transmitted trapezoidal pulse has spectrum
Vrx( f ) , Vtx( f )Hch( f )HCTLE( f ); an example of this is shown in
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Figure 5: Procedure used by the model to apply the DFE correction to the received
analog pulse response hrx(t) to obtain h(t) and eventually its sampled version heq.
The DFE taps are rectangular pulses 1 UI wide and centred on the sampling point
determined by the CDR.
The received pulse response h(t) at the slicer’s input is then
obtained through inverse Fourier transform of Vrx( f ) using the pro-
cedure in [39], yielding hrx(t) (an example of hrx(t) is shown in
Figure 3d). Application of the DFE correction is performed as
shown in Figure 5, i.e. by subtracting from hrx(t) rectangular pulses
with amplitude equal to the tap weights ai and centred on the sam-
pling point determined by the CDR.
The procedure above implicitly assumes that the CDR has
reached its steady state and is locked. Its impact on the behaviour of
the HSSI is twofold: It determines the sampling point for data, error
and edge samples (which is related to the position of the “rectangles”
associated to the DFE, as mentioned above), while the jitter at its
output is responsible for a reduction of BER (as will be explained
in Section 2.4). For what the sampling point is concerned, we can
simply assume that the data samples correspond to the maximum
of the pulse response h(t); alternatively, an Alexander CDR [40]
can be emulated by determining the time instants corresponding to
hrx,−0.5 and hrx,0.5 (which are the positions of the edge samples of the
CDR in a real implementation [27]) and then assume that the data
sample is exactly in between. On top of it, an algorithm for optimal
sampling point may be used to determine a shift from the output of
the CDR, which results in an improved sampling position [12, 19].
Any of the above can be selected and all of them aim at sampling
as close to the centre of the eye as possible in order to reduce the
probability of error.
Sampling by the bit period Tb is eventually performed in order to
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Figure 6: Diagram of the procedure used to evaluate the HSSI performance in terms of eye diagram and bathtub plot, as explained in Section 2.3. All plots and diagrams are
obtained by transmitting at 12 Gb/s over a channel losing 14.3 dB at Nyquist frequency, with the FFE applying a de-emphasis of −2.5 dB; no DFE is applied for the sake of





; at each sampling point, histograms of L are computed to determine the corresponding PDFs, represented in the drawing at the top right as cross sections of
the eye diagram; the procedure is repeated until ts reaches Tb and then the eye diagram and bathtub plot are computed taking into account jitter at the receiver.
obtain the analog voltages (vector heq = [h-npre . . . h-1 h0 h1 . . . hnpost ])
that would be sensed at the input of the slicer at sampling time.
2.3 Evaluating the HSSI Performance
Performances of the transceiver are determined mainly by comput-
ing the eye diagram, constructed by folding the received signal over
a time length of 1 UI, which allows to observe all the transitions
that take place during operation of the serial link and their density;
and by calculating the bathtub plot, which shows the cumulative
distribution function of the received errors over the same time span
of the eye diagram, indicating the sampling positions that result
in an increased BER [4]. Both such metrics require probabilistic
calculations in order to maintain computation times low [19, 23].
From the sampled pulse response heq one can compute all possi-
ble values of the voltage yi at the samplers, due to all the possible
sequences of bits that can be sent, as
L = P hTeq, (4)
where L is a column vector containing such voltage levels and P
is a permutation matrix which contains all the possible bit sequences
of a certain length that can be transmitted. In fact, P is structured as
a truth table: It features a number of columns equal to npre+1+npost,
where npre and npost are the number of pre- and post-cursors, respec-
tively, which can be chosen according to their relevance in the pulse
response; while the number of rows is 2npre+1+npost , i.e. the number
of all possible sequences composed of npre + 1 + npost bits. In other
words, L considers all the possible ways in which the samples of
the pulse response can combine due to ISI, hence simulating obser-
vation of the received analog voltage yi over a sufficiently long time
span. Moreover, L implicitly depends on the choice of the sampling
instant ts through the sampled pulse response heq.
By assuming that the eye is vertically symmetric (the transceiver
behaviour when transmitting a ‘1’ bit is the same as though a ‘0’
was sent, just with a sign reversal), only the cases in which d̂ = 1
are useful for the purpose of computing the HSIO performance. By
coding the ‘1’ and ‘0’ bits as 1 and −1 values, respectively, and
keeping only the non-redundant rows, e.g. for one pre- and two
post-cursors such a reduced matrix (denoted by ’) reads
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P′ =

−1 1 −1 −1
−1 1 −1 1
−1 1 1 −1
−1 1 1 1
1 1 −1 −1
1 1 −1 1
1 1 1 −1
1 1 1 1

. (5)
Equation (4) provides an easy way to compute the eye diagram
and the bathtub plot. The eye diagram can be computed by sampling
h(t) at various t = ts ∈ [−Tb/2, Tb/2], where Tb is the bit period (1
UI), and creating histograms eye1(V, ts) of the corresponding L(ts);
due to the fact that the eye for the ‘0’ bit is just the flipped version of
the one for the ‘1’ bit (as follows from the assumption of symmetry),
they can be combined to obtain the overall eye diagram
eye(V, ts) =
eye1(V, ts) + eye1(−V, ts)
2
. (6)
The bathtub plot, i.e. the BER corresponding to a voltage thresh-
old equal to 0 V as a function of the sampling instant ts, is then
given by the probability that a ‘1’ bit is misinterpreted for a ‘0’ (that
is the same as the probability that a ‘0’ bit is misinterpreted for a





The overall procedure for computing the eye diagram and the
bathtub plot is shown in Figure 6, summarising the flow described
in this Section and in the following.
2.4 Including the Effect of Jitter
The effect of jitter on the receiver can be optionally taken into
account by simply convolving the single eye1/0 of (6) and the proba-
bility density function of sampling time ts corresponding to the jitter
component of interest pdfx(ts) [41]. As an example, considering
an oscillator in the receiver affected by random jitter, the period
jitter of which has variance σpj (in other words, a clock with phase
noise going as 1/ f 2, which means that the jitter values in different
periods are uncorrelated) and a CDR having a bandwidth BWcdr,
the squared variance of the absolute jitter present in the recovered





The simple example shown in Figure 7 assumes a jitter charac-












where σrj is the variance of the random jitter affecting the recovered
clock as per (8), which in general may include other sources than
random jitter of the clock alone.










σpj = 100 fs, σrj = 3.1 ps
σpj = 200 fs, σrj = 6.2 ps
(a)


























Figure 7: PCIe 4.0 channel attenuating 20 dB at 6 GHz; approximately 4 dB of FFE
de-emphasis, first 4 post-cursors cancelled by the DFE. The random jitter applied at
the receiver’s recovered clock is calculated according to (8) assuming a CDR band-
width BWcdr = 1 MHz. (a) BER bathtub plots; eye diagrams with (b) no random
jitter and (c) σrj = 6.2 ps random jitter on the recovered clock.
2.5 Including Fully-Adaptive Equalization
As briefly mentioned in the Introduction, the problem concerning
the optimal settings of the equalizers’ parameters is not trivial,
and often one must resort to full adaptation in order to automat-
ically find optimal equalization parameters. The implementation
of fully-adaptive techniques based on an SS-LMS algorithm in the
simulation approach described in this paper is relatively straight-
forward and was thoroughly described in [19]: Briefly, it involves
computing quantities in the form









where µc is the step size, d̂ is the data sample received at time
i, e j is the error at time j = i + k between the analog voltage y j at
the samplers and the desired voltage dLev corresponding to a ‘1’
bit and c(k) is the k-th iteration on a generic parameter that can be
adapted (the taps amplitude of FFE or DFE, the positions of poles
and zeroes in a CTLE modelled e.g. as Hctle(s) = c0 + c1s, the








corresponds to correlating the error made at a certain time with the
bit received at possibly another time in the past or in the future,
where obviously the latter can be considered only when data and
errors are parallelized before computation of the fully-adaptive al-
gorithm [8, 17, 27, 42–44]. Such correlations provide information
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on whether to increase or decrease the corresponding parameter c
and bring it to convergence, and are usually collected and averaged
over time [12, 27]. Such a correlation can be easily evaluated from
heq by multiplication with a matrix similar to P′ of (5) (further
mathematical details are given in [19]).
By applying equalization to the pulse response of the transceiver
plus channel, as mentioned in Section 2.2, iteration of (4) and Equa-
tion 10 provides the evolution over time of the adaptation procedure
until the equalization parameters converge in the neighbourhood of
the optimum [19].
3 Results
As an example of the power and versatility of the proposed ap-
proach, we consider here the fully-adaptive equalization of an HSIO
transmitting at 20 Gb/s with rise/fall times equal to 20 % of the UI
and ±0.25 V differential voltage swing on a channel attenuating
12 dB at 10 GHz. A fixed 2-tap FFE with a pre-emphasis of approx-
imately 6 dB (w-1 = −0.25, w0 = 0.75) was applied at transmit side
to reduce the first pre-cursor. The package was described by an
LC π-network with L = 2 nH and C = 100 fF, while an impedance
discontinuity was modelled by adding a notch filter with ξ = 0.1
centred at f0 = 27 GHz; both features were included through the
function Hext( f ) mentioned in Section 2.2.2. Figure 8 shows the
resulting simultaneous adaptation of dLev, CTLE’s zeroes, DFE
taps and sampling phase as a function of the number of iterations
performed by the fully-adaptive algorithm described above. As
expected, dLev converges to the average value corresponding to
the ‘1’ bit (i.e. the peak value of h(t): h0) and, as it approaches
such a value, the other equalization parameters start to adapt and
eventually converge: The DFE taps reach the values of the corre-
sponding post-cursors (h1, h2 and h3), while the phase is shifted
w.r.t. the position determined by the CDR to a value that zeroes the
first pre-cursor. Frequency representations of all relevant signals
and transfer functions of the transceiver are plotted in Figure 9a, the
unequalised eye diagram is depicted in Figure 9b, the channel pulse
response is shown in Figure 9c prior to equalization, after the fixed
FFE and after full adaptation, a situation to which corresponds the
eye diagram of Figure 9d.
In order to validate the proposed numerical model, a comparison
was carried out in [27] between the eye diagram obtained with the
model itself and that obtained through post-layout transistor-level
simulations. An HSSI for automotive applications implemented in
28 nm planar CMOS technology was simulated at 12 Gb/s at tran-
sistor level with full adaptation enabled; the numerical model was
then used as a comparison in terms of performance and behaviour
of the SS-LMS adaptive algorithm when the HSIO was used to
communicate over a realistic, high-loss channel (−33 dB at 6 GHz)
representing a transmission line as will likely be defined by the
MIPI A-PHY standard. The results of Figure 10 show a good degree
of accuracy in reproducing the transistor-level simulations when
relevant features of the post-layout transistor-level implementation
(chiefly, the transfer functions of the CTLE and of the Variable-Gain
Amplifiers in the receiver) were extracted and used in the tool, as
















































Figure 8: Simulation of a channel with 12 dB attenuation at 10 GHz and fixed 2-tap
FFE; the trapezoidal pulse was sent at 20 Gb/s bitrate, it has 20 % rise/fall time and
±0.25 V swing differential voltage. From top to bottom, (a) dLev drives adaptation
of (b) first-order CTLE , (c) 3-tap DFE and (d) optimal sampling point.
As a means of comparison, in order to observe convergence of
the fully-adaptive algorithm and be able to compute an eye diagram
containing enough UIs, transistor-level simulations run at a speed of
about 6 h per µs of simulation for at least 1 µs, whereas the proposed
method takes about 5 s to provide the results. Preliminary tests
employing behavioural models for the HSSI indicate a simulation
speed of about 7.3 s per µs of simulation (not shown). The above is
meant to be just a rough comparison, mainly because the various
models do not necessarily implement all the components of an HSIO
(e.g. the transistor-level simulation does not consider the digital part
of the system), but it still provides some figures to consider when
dealing with such kind of simulations.
4 Conclusions
We have presented a fast tool exploiting a simple modelling ap-
proach to evaluate the performance of high-speed serial interfaces
for chip-to-chip communications. An efficient probabilistic algo-
rithm was developed to evaluate the eye diagram with low computa-
tional effort. Sharing the same motivations of other similar models
developed in the past in the literature, such an approach represents
a powerful alternative to time-domain simulations, since complex
systems working with BER as low as 10−15 require simulating very
large amounts of bit periods, which may be very time consuming.
The effect of the most common equalization strategies, of CDR tech-
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Figure 9: Simulation of a channel with 12 dB attenuation at 10 GHz and fixed 2-tap FFE. All the relevant Fourier transforms of signals and transfer functions of the
transceiver are plotted in (a); the eye diagram prior to equalization is shown in (b); (c) shows the pulse response prior to equalization (solid blue line), after the fixed FFE
(solid orange line) and after application of the fully-adaptive loop (Figure 8) and subsequent sampling (black asterisks); (d) shows the resulting equalised eye diagram.






























Figure 10: Eye diagrams after convergence of the SS-LMS equalization loops on a MIPI A-PHY channel [27] as obtained through (a) post-processing of the pulse response
with the proposed method and (b) transistor-level simulations.
niques, of jitter and of full adaptation of the equalizers can be easily
included in the model, so that the proposed simulation approach can
be used for the system-level assessment of high-speed interfaces
that need to comply with various standards. As examples of the
capabilities of the proposed approach, we reported results from
two interfaces: One transmitting at 20 Gb/s over a relatively low-
loss channel (−12 dB at Nyquist frequency) and another operating
at 12 Gb/s over a high-loss MIPI A-PHY line (−33 dB at Nyquist
frequency). Both cases show that the combination of various equal-
ization techniques is required to obtain suitable BERs, and that the
proposed approach provides results that are comparable with much
longer, time-domain post-layout transistor-level simulations, thus
demonstrating the power of our model to evaluate the performance
of realistic high-speed serial interfaces.
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